MAX1745EUB Rev. A

RELIABILITY REPORT

FOR

MAX1745EUB

PLASTIC ENCAPSULATED DEVICES

August 9, 2001

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

ral

Bryan J. Preeshl Quality Assurance Executive Director

Conclusion

The MAX1745 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description II.Manufacturing Information III.Packaging Information IV.Die Information V.Quality Assurance Information VI.Reliability Evaluation

.....Attachments

I. Device Description

A. General

The MAX1745 is a step-down DC-DC controller capable of handling up to 36V inputs. This part uses a proprietary current-limited control scheme for excellent light- and full-load efficiency, while it's 330kHz (max) switching frequency permits small external components for space-critical applications. Operation to 100% duty cycle permits the lowest possible dropout voltage.

The MAX1745 uses an external feedback network to generate an adjustable output voltage between 1.25V and 18V.

The MAX1745 is available in a space-saving 10-pin µMAX package.

B. Absolute Maximum Ratings

ltem	Rating
IN, EXT, /SHDN to GND	-0.3V to 38V
VH to GND	-0.3V to +34V
VH, EXT to IN	-7V to +0.3V
CS, OUT to GND	-0.3V to +20V
FB, 3/5 REF to GND	-0.3V to (VL + 0.3V)
VL to GND	-0.3V to 6V
Continuous Power Dissapation ($T_A = +70^{\circ}C$)	
Junction Temperature	+150°C
Storage Temp.	-65°C to +150°C
Lead Temp. (10 sec.)	+300°C
Power Dissipation	
10 Lead uMax	444mW
Derates above +70°C	
10 Lead uMax	5.6mW/°C

II. Manufacturing Information

A. Description/Function:	Triple-Output TFT LCD DC-DC Converter
B. Process:	S3- (SG3) Standard 3 micron silicon gate CMOS
C. Number of Device Transistors:	645
D. Fabrication Location:	Oregon or California, USA
E. Assembly Location:	Malaysia
F. Date of Initial Production:	July, 2000

III. Packaging Information

Α.	Package Type:	10 Lead uMax
В.	Lead Frame:	Copper
C.	Lead Finish:	Solder Plate
D.	Die Attach:	Non-Conductive
E.	Bondwire:	Gold (1.0 mil dia.)
F.	Mold Material:	Epoxy with silica filler
G.	Assembly Diagram:	Buildsheet # 05-1101-0146
Н.	Flammability Rating:	Class UL94-V0
I.	Classification of Moisture Sensitivity per JEDEC standard JESD22-A112:	Level 1

IV. Die Information

A. Dimensions:	83 x 93 mils
B. Passivation:	Si_3N_4/SiO_2 (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Aluminum/Si (Si = 1%)
D. Backside Metallization:	None
E. Minimum Metal Width:	3 microns (as drawn)
F. Minimum Metal Spacing:	3 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO ₂
I. Die Separation Method:	Wafer Saw

V. Quality Assurance Information

A. Quality Assurance Contacts:

Jim Pedicord	(Reliability Lab Manager)
Bryan Preeshl	(Executive Director of QA)
Kenneth Huening	(Vice President)

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.
 0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{1.83}_{192 \text{ x } 4389 \text{ x } 72 \text{ x } 2}$$
(Chi square value for MTTF upper limit)
Thermal acceleration factor assuming a 0.8eV activation energy

$$\lambda = 15.08 \times 10^{-9}$$
 $\lambda = 15.08 \text{ F.I.T.}$ (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure the reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on lots exceeding this level. The following Burn-In Schematic (Spec. # 06-5516) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (**RR-1L**).

B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

C. E.S.D. and Latch-Up Testing

The PX98-1 die type has been found to have all pins able to withstand a transient pulse of ± 2500 V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of ± 250 mA and/or ± 20 V.

Table 1 Reliability Evaluation Test Results

MAX1745EUB

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	(Note 1)			
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality	72	0
Moisture Testin	g (Note 2)			
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality (generic test vehicle)	179	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality (generic test vehicle)	77	0
Mechanical Stre	ess (Note 2)			
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters (generic test vehicle)	77	0

Attachment #3

	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)			
1.	All pins except V _{PS1} <u>3/</u>	All V_{PS1} pins			
2.	All input and output pins	All other input-output pins			


TABLE II. Pin combination to be tested. 1/2/

- 1/ Table II is restated in narrative form in 3.4 below.
- $\overline{2/}$ No connects are not to be tested.
- $\overline{3/}$ Repeat pin combination I for each named Power supply and for ground


(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_{S}$, $-V_{S}$, V_{REF} , etc).

- 3.4 <u>Pin combinations to be tested.</u>
 - a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
 - b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V_{SS1}, or V_{SS2} or V_{SS3} or V_{CC1}, or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.

c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.



Notice 8



DOCUMENT I.D.	06-5516	REVISION B	<i>MAXIM</i> TITLE: 883 BI Circuit (MAX 1744/1745)	PAGE	2	OF
					3	

